Docket No. 247078US25CONT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Daniel LITAIZE, et al.

SERIAL NO: New Application

Herewith

GAU:

EXAMINER: Not Assigned

Not Assigned

FILED: FOR:

PROCESS FOR EXCHANGING INFORMATION IN A MULTIPROCESSOR SYSTEM

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

SIR:

Applicant(s) wish to disclose the following information.

REFERENCES

The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed
references are attached, where required, as are either statements of relevancy or any readily available English
translations of pertinent portions of any non-English language references.

☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present
application. A copy of the patent(s), together with a copy of the claims and drawings of the pending application(s)
is attached along with PTO 1449.

☐ A check or credit card payment form is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

Each item of information contained in this information disclosure statement was first cited in any communication
from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of
this statement

□ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

Please charge any additional fees for the papers being filed herewith and for which no check or credit card payment is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Charles L. Gholz

Registration No. 26,395

Customer Number

22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 05/03) I:\atty\Wtb\0557\0557-4952\IDS Transmittal 23 Dec 03.doc

W. Todd Baker

Registration No. 45,265

	-1449 (Mo OF PAT FORMATI	TENTS	S AND DISCLO		RE STA				Docket Ni	Number: 247078US	Serial Nu	ımber New	7 Application
	(Use s	Severe	al shee	ats if n	necessa	ary)							
									Applicant	t(s): Litaize et al.			
									Filing Date	te: HEREWITH	Gr up:]	Not Assi	igned
						_	_	ī	J.S. PATENT	T DOCUMENTS			-0
Examiner Initial *	ID			DOCU	MENT	NUME	3ER		DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA	5	2	. 8	7	5	3	2	2/15/94	Hunt			IF AFFINOI THAT
	AB	5	1	5	7	7	7	6	10/20/92	Foster	 	 	
	AC	5	0	2	3	8	3	8	6/11/91	Herbert	+		
	AD	4	9	6	1	1	7	1	10/2/90	Pinkham et al			
	AE	4	9	3	0	0	6	5	5/22/90	McLagan et al	 		
	AF	4	7	8	2	4	3	9	11/1/88	Borkar et al			
	AG	4	7	4	7	0	8	1	5/24/88	Heilveil et al			
	АН	4	7	0	4	6	7	8	11/3/87	May			
	Al	4	6	4	4	4	6	9	2/17/87	Sumi			 I
	AJ	4	6	4	1	2	7	6	2/3/87	Dunki-Jacobs			
	AK	4	6	3	9	8	9	0	1/27/87	Heliveil et al			
	AL	4	4	6	8	7	3	3	8/28/84	Oka et al		,	
	АМ	4	4	2	6	6	8	5	1/17/84	Lorentzen			
	AN	4	4	0	8	2	7	2	10/4/83	Walters			
	AO	4	2	5	7	0	9	7	3/17/81	Moran			
	AP	3	8	4	6	7	6	3	11/5/74	Rilkonen			
	AQ	н	6	9	6				10/3/89	Davidson			······································
	-			OT	HER A	JRT (IN	ICLUE	DING A	UTHOR, TIT	TLE, DATE, PERTINENT PAGES,	, ETC.)		-
	CA	Нор	per et	al., <i>M</i> /	ultiple :	vs. Wh	de Shı	ared B	us Multiproci	essors, Proceedings of the 16 th Ann	Interna		on Computer
	1 5									aputer Society Press, 1989.	luai maerra	JOHai Oyinp.	osium on Comparer
	СВ									88/00608, Date of Mailing of the Inte	tomational S	Tarch Rept	- 00 March 1089
			03.89).				<u></u>	-			Jillauor	BBICH HOPE.	ft, 29 March 1909
	СС	Gehr	inger (et al.,	A Surv	ey of (Comm	ercial (Parallel Proc	cessors, Computer Architecture Nev		No. 4. Sepf	+ 10gg
											10, 11	No. 7, T.F.	. 1306.
EXAMINER										DATE CONSIDERED			
* EXAMINER: In not consider d.	nitial if re	eferen copy	ce cor	nsider sfm	ed, who	ether c	or not c	citation cati n	is in conforr to applicant.	mance with MPEP 609; Draw line the	through citat	ion if not in	conformance and

FORM PTO- LIST	1449 (M OF PAT	·	-	DI IBL	ICATI(ONS I	-00		Docket N	lumber: 247078US	Serial N	umber: Ne	w Appl	ication		
	ORMAT		SCLO	SURE	E STA1					·						
	(Use	several		_	•	ry)										
									Applicant	(s): Litaize et al.	<u></u>					
									Filing Dat	e:HEREWITH	Group: N	Not Ass	igned			
					_	-	 -	ι	J.S. PATEN	T DOCUMENTS						
Examiner Initial *			D	OCUM	MENT !	NUMB	ER		DATE	NAME	CLASS	SUB- CLASS	FILIN IF APP	NG DATE		
		\coprod									,		 			
	 	\perp														
	 	\sqcup				_										
***************************************]													
								FOF	REIGN PATE	ENT DOCUMENTS						
-	ID		DC	CUMI	ENT N	UMBE	ER		DATE	COUNTRY	CLASS	SUB- CLASS	TRAN	SLATION		
	—	 						_	·				YES	NO		
	BA	JP	+-	0553/1				_1	6/1/1987	Mitsuse, Masakazu			х			
	BB	EP	+	89 570			A2,A	\rightarrow	8/6/1986	Texas Instruments Inc.						
	BC	EP	+	87 289	<u> </u>		A2,A	-+	7/16/1986	IBM						
	BD	EP	┿	66 192			A2,A	-	1/2/1986	IBM						
	BE	EP	┿┈	26 976			A2	\dashv	12/5/1984	IBM						
	BF	JP	†	5684/1		\dashv			8/3/1984	Nojima, Kenichi			х			
	BG	wo	╁	02615			A1	-+	8/5/1982	Western Electric Company						
	ВН	JP	334	71/19					2/23/1982	Kadota, Haruhiko			х			
				OTH	IER A	RT (IN	ICLUD	ING A	AUTHOR, TI	TLE, DATE, PERTINENT PAGES	s, ETC.)					
	CD	Frenc	h Sea	rch Re	eport,	Applic	ation N	No. FR	87181003 ((FR19870018103 19871214), Dat	e of Complet	ion: August	8, 1988.			
	CE	Hwan	o et a	Con	ter	- Amhi	to spe	d E	IIal Dana							
		117750	9 0	., 00.	Tipule.	Altin	.————	arıu r	Parallel Flou	essing, Chapter 9, McGraw-Hill, 1	984.					
	CF	Duboi	e et a			Cechi			In A4:Hinmo	IEEE T						
		Noven						,	III William	essors, IEEE Transaction in Com	puters, Vol. C	31, No. 11,	pgs. 1083	3-1099,		
EXAMINER			_							DATE CONSIDERED						
EXAMINER: I	initial if r	eference	e con	sidere	ed, whe	ether (or not c	citation	is in confor	mance with MPEP 609; Draw line	through citat	tion if not in	conformar	nce and		

FURM P10-144	18 (MC	OGITIEC	3)						Dock th	lumber: . 247078US	Serial N	umbr: Ne	w Ann1	licatio
LIST OF INFOR	MATI	ON D By A	ISCL(IPPLI)	DSUR! CANT(E STA	TEME	FOR NT						"pp.	·
		0.0.0			J0033 <u>0</u>	·· y /			Applicant	t(s): Litaize et al.				
											T	 -	 -	
										te: HEREWITH	Group: 1	Not Ass	igned	
								,	J.S. PATEN	T DOCUMENTS				
Examiner Initial *	ID			ocui	MENT	NUME	ER		DATE	NAME	CLASS	SUB- CLASS		NG DATE
	AR	5	8	4	7	9	9	7	12/8/98	Harada et al.		-		
	AS	5	3	9	0	1	4	9	2/14/95	Vogley et al.				
	AT	5	3	6	1	2	7	7	11/1/94	Grover				**
	AU	5	3	0	1	2	7	8	4/5/94	Bowater et al.				
	AV	5	2	0	6	8	3	3	4/27/93	Lee			 	
	AW	5	1	4	8	5	2	3	9/15/92	Harlin et al.			<u> </u>	
	AX	5	1	4	2	6	3	7	8/25/92	Harlin et al.				· · · · · ·
	AY	5	1	4	0	6	8	8	8/18/92	White et al.		-		
	AZ	5	1	0	9	4	8.	8	4/28/92	Kamiya et al.				
	DA	5	1	0	7	4	6	5	4/21/92	Fung et al.				
							-	FOR	EIGN PATE	INT DOCUMENTS				
T			D(OCUM	ENT N	JI IMBI			DATE	No. 15	1			
					,	· OIIID	-11		DATE	Name of Patentee or Applicant of Cited Document			TRAN	SLATION
				·									YES	NO
	ВІ	JP	6	10282	48		A2		2/7/86	Yamashita Atsus et al.				1
E	ม	JP	5	81846	47		A2		10/28/83	Ibuki Yaschiko				
				ОТ	HER A	RT (IN	IC LUE	ING /	AUTHOR, TI	TLE, DATE, PERTINENT PAGES	, ETC.)			
C	G	T. W	illiam	s et al.	, "An E	xperir	nental	1-Mbi	CMOS SR	AM with Configurable Organization	ond One			
1									94, Oct. 198		and Operati	ion", IEEE	Journal of	Solid
C	н									with 0.5-um Devices", IEEE Journ	el of Solid S	toto Circuit	- Val 00	N- 5
	Ī				ct. 19					DOVIDES , IEEE COUNTY	ai Oi Soilu S	Late Circuit	3, VOI. 23,	No. 5,
С		D. Jo	nes, "	Synch	ronous	Statio	RAM	". Elec	tronic and V	Vireless World, Vol. 93, No. 1622,	DD 1043 10			
										ntents), Dec. 1987	pp. 1245-124	44,		
C	- 1									ng Synchronous SRAMS", Midcon	197 Conform			
				5-17,						To symmetrical of Danie , Inideory	or Conteren	ce, pp. 430	-432, Chk	cago, IL:
XAMINER										DATE CONSIDERED		V 	·	
FYAMINED: Initi	al if re	doron		!						mance with MPEP 609; Draw line				

Applicant(g): Litaize et al. Filing Date: HEREMITH Group: Not: Assigned	FORM PIO-	•		•						Docket Nr	Docket Number: 247078US Serial Number: New Applic			
Applicant(s): Litaize et al. Filing Date: HEREMITH Group: Not: Assigned	LIST INF	FORMATI	TON D BY A	DISCLO APPLIO	OSURI CANT(IE STA' (S)	TEME	OR NT						
Filing Date: HEREWITH Group: Not Assigned		•		• • • •		3000	"7,			Applicant	(s): Litaize et al.	<u> </u>		
Documents Document	I											Group: N	T-+ Aca:	
Date		-							•			Gioch. 7	OT ASS	igned
DB 5 0 8 3 2 9 6 1/21/92 Hara et al.			- 1					n						
DC S 0 7 7 8 8 3 3 12/31/91 Hardee et al.			_		Т	VENT	NUMB	ER		DATE	NAME	CLASS	1	FILING DATE IF APPROPRIATI
DD 5 0 1 8 1 1 1 5.21/91 Madland		+	+	0	8	3	2	9	6	1/21/92	Hara et al.			
DE 5 0 1 6 2 2 8 5/4/91 Hiwsda et al.		DC	5	0	7	7	6	8	3	12/31/91	Hardee et al.			
DF 4 9 7 5 8 7 2 12/490 Zalk DG Zalk DG 4 9 7 0 4 1 8 11/13/90 Masterson DH 4 9 5 4 9 8 7 2 12/490 Auvinen et al. DJ 4 9 5 4 9 8 7 2 8 8/28/90 Auvinen et al. DJ 4 9 5 1 2 5 1 8/21/90 Eachtolsheim DK 4 9 5 1 2 5 1 8/21/90 Bechtolsheim DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK Auvinenent et al. DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK Auvinenent et al. DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK Auvinenent et al. DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK Auvinenent et al. DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK Auvinenent et al. DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK Auvinenent et al. DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK Auvinenent et al. DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim DK Auvinenent et al. DK 4 9 9 9 9 9 9 9 9 9		DD	5	0	1	8	1_	1	1	5/21/91	Madland		·	
DG 4 9 7 0 4 1 8 7 1 1 8 11/13/90 Masterson DH 4 9 5 4 9 8 7 0/4/90 Auvinen et al. DJ 4 9 5 3 1 1 2 8 8/28/90 Kawal et al. DJ 4 9 5 1 2 5 1 8/21/90 Yamaguchi et al. DK 4 9 5 1 2 5 1 8/28/90 Bechtolshelm OTHER ART (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.) CK S. Muchmore, "Designing Computer Systems Based on Multibus II", New Electronics, Vol. 20, No. 16, p. 31-32, Aug. 11, 1987 CL T.C. Poon et al., "A CMOS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-854, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphicn.com reprint on two sheets), Oct. 1988 CO "Mctorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@cvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Reymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 582-567, Oct. 1983 CXAMINER: Initial if reference considired, whether or not citation is in conformance with MEEP and Data Considered and Canada Cache Considered and Cache		DE	5	0	1	6	2	2	6	5/14/91	Hiwada et al.			
DH 4 8 5 4 9 8 7 9/4/90 Auvinen et al. DI 4 9 5 3 1 1 2 8 8/2/80 Kawai et al. DJ 4 9 5 1 2 5 1 8/21/80 Yamaguchi et al. DK 4 8 3 7 7 7 3 4 6 6/26/80 Bechtolsheim CTHER ART (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.) CK S. Muchmore, "Designing Computer Systems Based on Multibus it", New Electronics, Vol. 20, No. 16, p. 31-32, Aug. 11, 1987 CL T.C. Poon et al., "A CMOS DRAM-Controller Chip implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1988 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial It reference considired, whether or not citation is in conformance with MEEP and Dual Port Memory with MEEP and		DF	4	9	7	5	8	7	2	12/4/90	Zaiki			
DI 4 8 5 3 1 2 8 8/28/90 Kewal et al. DJ 4 9 5 1 2 5 1 8/21/90 Yamaguchi et al. DK 4 9 3 7 7 3 3 4 8/28/90 Bechtolsheim CTHER ART (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.) CK S. Muchmore, "Designing Computer Systems Based on Multitbus II", New Electronics, Vol. 20, No. 16, p. 31-32, Aug. 11, 1987 CL T.C. Poon et al., "A CMOS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motioria 88030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1988 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference consid red, whether or not circuits is in conformance with MRED 800 Described in the Research of the Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference consid red, whether or not circuits is in conformance with MRED 800 Described in the Research of the Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983		DG	4 !	9	7	0	4	1	8	11/13/90	Masterson			
DJ 4 9 5 1 2 5 1 8/21/90 Yamaguchi et al. DK 4 9 3 7 7 3 4 6/26/90 Bechtolsheim OTHER ART (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.) CK S. Muchmore, "Designing Computer Systems Based on Multibus II", New Electronics, Vol. 20, No. 16, p. 31-32, Aug. 11, 1987 CL T.C. Poon et al., "A CMOS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. 50-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considired, whether or not citation is in conformance with MDER 600 Description.		DH	4	9	5	4	9	8	7	9/4/90	Auvinen et al.			
DK 4 8 3 7 7 3 4 6/26/90 Bechtolsheim OTHER ART (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.) CK S. Muchmore, "Designing Computer Systems Based on Multibus II", New Electronics, Vol. 20, No. 16, p. 31-32, Aug. 11, 1987 CL T.C. Poon et al., "A CMOS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disciosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1986 CO "Motorola 68/030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CCQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considing two whether or not citation is in conformance with MEER CONSIDERED EXAMINER: Initial if reference considing two whether or not citation is in conformance with MEER CONSIDERED	· .	DI	4	9	5	3	1 1	2	8	8/28/90	Kawai et al.			
CK S. Muchmore, "Designing Computer Systems Based on Multibus II", New Electronics, Vol. 20, No. 16, p. 31-32, Aug. 11, 1987 CL T.C. Poon et al., "A CMOS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1986 CO "Motional 88030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ LR. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considing whether or not citation is in conformance with MEER 200 Resulting its in the series of the serie		N	4	9	5	1 1	2	5	1	8/21/90	Yamaguchi et al.			
CK S. Muchmore, "Designing Computer Systems Based on Multibus II", New Electronics, Vol. 20, No. 16, p. 31-32, Aug. 11, 1987 CL T.C. Poon et al., "A CMOS DRAM-Controller Chip implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. 5, pp. 562-567, Oct. 1983 CXAMINER: Initial if reference consid red, whether or not citation is in conformance with MEED soo. Description in the Conformance wit		DK	4	8	3	7	7	3	4	6/26/90	Bechtolsheim			
CK S. Muchmore, "Designing Computer Systems Based on Multibus IP, New Electronics, Vol. 20, No. 16, p. 31-32, Aug. 11, 1987 CL T.C. Poon et al., "A CMOS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. 50, pp. 999-1007, Dec. 1984 CQ LR. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference consid red, whether or not citation is in conformance with MECD CO. Description in the Conformance with MECD Co. Descri					ОТ	/HER /	ART (II	NCLUI	DING	AUTHOR, TI	TLE, DATE, PERTINENT PAGES	, ETC.)	<u> </u>	
CL T.C. Poon et al., "A CMOS DRAM-Controller Chip implementation", IEEE Journal of Solid State Circuits, Vol. 22, No. 3, pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1986 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considing the conformance with MEER ecc. Description in the conformance with		T _{CK}	S. N											
pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1988 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considired, whether or not citation is in conformance with MEED code Described in the polysilical described in the polysilical po				100111	016, _	Jesiyi	ing co.	whore	if Sysu	ems Baseu o	on Multibus II', New Electronics, V	ol. 20, No. 1	6, p. 31-32,	Aug. 11, 1987
pp. 491-494, Jun. 1987 CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1988 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considired, whether or not citation is in conformance with MEED code Described in the polysilical described in the polysilical po		CL	TC	Poor	at al	Ch	108 D	- DARAL		Har Ohla Imr		· 		
CM K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, Vol. 21, No. 5, pp. 649-654, Oct. 1988 CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1988 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considing, whether or not citation is in conformance with MRED 500 Description in the links of the circuits of the conformance with MRED 500 Description in the links of the circuits of the circ								HAIVI	CONTRO	ller Chip impi	lementation", IEEE Journal of Soli	d State Circ	uits, Vol. 22	, No. 3,
CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1988 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference consid red, whether or not citation is in conformance with MEER soc. Paralline in the second red, whether or not citation is in conformance with MEER soc. Paralline in the second red, whether or not citation is in conformance with MEER soc. Paralline in the second red, whether or not citation is in conformance with MEER soc. Paralline in the second red, whether or not citation is in conformance with MEER soc. Paralline in the second red, whether or not citation is in conformance with MEER soc. Paralline in the second red, whether or not citation is in conformance with MEER soc. Paralline in the second red, whether or not citation is in conformance with MEER soc. Paralline in the second red with the second red with the second red with the second red with		CM						- 22 N		1110 Parts				
CN "Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller", IBM Technical Disclosure Bulletin, pp. 2074-2075, (a delphion.com reprint on two sheets), Oct. 1988 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1988 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considing, whether or not citation is in conformance with MRED confo	I	"				II Dro	'M Min	1 33-m	HZ Se	rial I/O Ports	,", IEEE Journal of Solid State Circ	uits, Vol. 21	, No. 5, pp.	649-654,
(a delphion.com reprint on two sheets), Oct. 1986 CO "Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 DATE CONSIDERED EXAMINER: Initial if reference considing red, whether or not citation is in conformance with MPER 500. Date (its at the circuit).		CN					^		- 1/4	1.12 Contain				
"Motorola 68030 Cache Organization", posting to Internet Newsgroup net.arch by aglew@ccvaxa.UUCP, (a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 DATE CONSIDERED EXAMINER: Initial if reference considing red, whether or not citation is in conformance with MPER soc. Presenting the series of the conformance with MPER soc. Presenting the series of the conformance with MPER soc. Presenting the conformance with MPER soc. P	1	"									Storage Controller", IBM Technical	Disclosure	Bulletin, pp.	2074-2075,
(a google.com reprint on two sheets), Sep. 29, 1986 CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considired, whether or not citation is in conformance with MRER coo. Description in the conformance with MRER coo. Description is in conformance with MRER coo. Description in the conformance with MRER coo.		CO												
CP Raymond Pinkham et al., "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considired, whether or not citation is in conformance with MRER and Description in the conformance with MRER and Description i		1 1									et Newsgroup net.arch by aglew@	ccvaxa.UU(OP,	
Applications", IEEE Journal of Solid State Circuits, Vol. SC-19, No. 6, pp. 999-1007, Dec. 1984 CQ L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 EXAMINER: Initial if reference considered, whether or not citation is in conformance with MRER and Description in the state of		CP												
L.R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, Vol. 18, No. 5, pp. 562-567, Oct. 1983 DATE CONSIDERED EXAMINER: Initial if reference considered, whether or not citation is in conformance with MRER and Description.			Annii	ione ,	** IEF	M et ai		ilgn op)660 P	Jual Port Men	nory with Simultaneous Serial and	Random Mo	ode Access	for Video
Pp. 562-567, Oct. 1983 EXAMINER DATE CONSIDERED EXAMINER: Initial if reference consid red, whether or not citation is in conformance with MRER con Deput ties to														
EXAMINER: Initial if reference consid red, whether or not citation is in conformance with MRER and Described.]						MUS	PHUM	1 with r	Polysilicon Fu	usible Links*, IEEE Journal of Solid	d State Circu	uits, Vol. 18,	No. 5,
EXAMINER: Initial if reference consid red, whether or not citation is in conformance with MRER and Described.	~ALAINED		рр. ос)2-5u,	, 001.	1960	 -							
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609: Draw line through attacks it is conformance as		·												_
ot considered. Include copy of this form with n xt communication to applicant.	EXAMINER: In ot considered.	nitial if re Include	∌feren∈ copy	ce cor of this	nsid re	∌d, wh∉ with n	ether o	or not c	itation cation	is in conform	nance with MPEP 609; Draw line to	hrough citation	on if n tinc	conformanc and

FURM PTO-1	449 (Mo	oditiec	1)						Docket N	Docket Number: 247078US Serial Number: New Applica			w Application
	OF PAT	ON D	ISCLO		STAT							2.0	" Application
	(Use s	evera	l shee	ts if ne	cessa	ry)							
									Applicant(s): Litaize et al.			
							···		Filing Date	e: HEREWITH	Group: 1	Not Ass	igned
					_			ι	J.S. PATEN	DOCUMENTS			
Examiner Initial *	۵۱			OCUM	JENT	NUMB	ER		DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE
	DL	4	8	2	8	2	6	5	5/22/90	Higuchi et al.			
	DM	4	8	2	0	4	8	3	4/24/90	Pogue et al.			
	DN	4	9	1	6	6	7	0	4/10/90	Suzuki et al.			
	DO	4	8	1	2	6	3	0	3/27/90	Cochcroft, Jr.			
	DP	4	8	8	2	7	1	2	11/21/89	Ohno et al.			
	DQ	4	8	4	5	6	6	4	7/4/89	Alchelmann, Jr. et al.			
	DR	4	8	2	1	2	2	6	4/11/89	Christopher et al.		· · · · · · · · · · · · · · · · · · ·	
· · · · · · · · · · · · · · · · · · ·	DS	4	8	0	7	1	8	9	2/21/89	Pinkham et al.			
	DT	4	7	9	9	1	9	9	1/17/89	Scales, iii et al.			
· · · · · · · · · · · · · · · · · · ·	DU	4	7	8	8	6	6	7	11/29/88	Nakano et al.			
,				01	HER A	ART (II	NCLU	DING	AUTHOR, TI	TLE, DATE, PERTINENT PAGE	S, ETC.)		
	CR	М. Е	Bazes	et al.,	*A Pro	gramn	nable I	NMOS	DRAM Con	troller for Microcomputer System	s with Dual-F	ort Memory	and Error Checking
· · · · · · · · · · · · · · · · · · ·										Vol. 18, No. 2, pp. 164-172, Apr.			
	cs	T.L.	Jeren	niah et	al., "S	ynchr	onous	LSSD	Packet Swit	ching Memory and I/O Channel",	IBM Technic	al Disclosu	re Bulletin, Vol. 24,
		No.	10, pp	. 4986	-4987	(a de	lphion.	.com r	eprint on a s	ingle sheet), Mar. 1982			
į	∙ст	R.W	. Calk	ahan e	t al., "I	Burst-N	Aode f	PIO Bu	ıs Control", II	BM Technical Disclosure Bulletin	, Vol. 21, No.	4, pp. 141	7-1419,
		(a d	elphio	n.com	reprint	on tw	o shee	ts), S	ep. 1978				
	CU	Star	iley D.	Rose	nbaum	et al.,	"A 16	384-E	Bit High-Dens	sity CCD Memory", IEEE Journal	of Solid State	e Circuits, V	/ol. SC-11, No. 1,
		pp. 3	33-39,	Feb.	976		_						
]			•									
				•									
	Į												
				·									
ļ												· · · · · · · · · · · · · · · · · · ·	
EXAMINER										DATE CONSIDERED			
EXAMINER: I	nitial if r	eferer	nce co	nsider	ed, wh	ether	or not	citatio	n is in confor	mance with MPEP 609; Draw line	through cita	tion if not in	conformance and

LIST C INFO	OF PATE	ENTS ION DI BY A	S AND DISCLO APPLIC	OSURE CANT(E STAT (S)	TEMEI	FOR INT		DOCKET NI	247078US	Serial Nu	ımber: Nev	w Application
	(Use se	3V816.	isn .	ts ir ne)C6S5a	.ry)			Annlican	t(s): Litaize et al.			
I											Gwib.		
	-					-				te: HEREWITH	Group:	Not Ass	signed
									J.3. FR	f DUCUMENTS			
Examin r Initial *	ID		Т-	-	MENT	NUMB	JER	-	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE
	DV	4	7	3	4	8	8	0	3/29/88	Collins			
 	DW	4	6	8	0	7	3	8	7/14/87	Tam			
<u> </u>	DX	4	6	7	5	8	5	0	6/23/87	Kumanoya et al.			
	DY	4	5	7	0	2	2	0	2/11/86	Tetrick et al.			
<u> </u>	DZ	4	5	1	9	0	3	4	5/21/85	Smith et al.			
 	EA	4	4	4	5	2	0	4	4/24/84	Nishiguchi			
 	EB	4	3	1	5	3	0	8	2/9/82	Jackson			
······························	EC	4	2	4	7	8	1	7	1/27/81	Heller			
 !	ED	4	1	8	3	0	9	5	1/8/90	Ward			
	EE	4	0	9	2	6	6	5	5/30/78	Saran			
!	EF	4	0	8	4	1	5	4	4/11/78	Panigraphi			
!	EG	3	8	2	1	7	1	5	6/28/74	Hoff, Jr. et al.			
· · · · · · · · · · · · · · · · · · ·			-	ОТ	HER A	ART (II	NCLUI	DING /	AUTHOR, TI	TTLE, DATE, PERTINENT PAG	GES, ETC.)		
				_									
1	1							_					
.	1												
													
1	<i>i</i>												
					——								
1	. 			<u>-</u>									
EXAMINER										DATE CONSIDERED			
* EXAMINER: In not considered.	nitial if re	aferer	nce co	nsider is form	ed, wh	ether	or not	citatio	n is in confor	rmance with MPEP 609; Draw i	iine through cita	tion if not in	conformanc and